RSS feed



All Publications

Total Publications = 102

1 N. Ashraf, A. K. Khan and Gulistan Raja, 64-QAM Full-Duplex DWDM Radio over 10 G-bit/s and 25 G-bit/s Data and Video Transmission in the 5 GHz and 60 GHz Dual Frequency Bands, Journal of Optics, Vol. 45, (2016), pp. 21-25
2 B. Hassan, Gulistan Raja, T. Hassan and M. U. Akram, Structure Tensor Based Automated Detection of Macular Edema and Central Serous Retinopathy using Optical Coherence Tomography Images, Journal of Optical Sociey of America A, Vol. 33, (2016), pp. 455-463
3 M. Z. Ahmad, I. Arshad, Gulistan Raja and A. K. Khan, Textured Cosmetic Contact Lens Detection using Statistical Features and SVM Classifier, B. U. Journal of Information and Communication Technologies, Vol. 9, (2016), pp. 23-29
4 S. Arif and Gulistan Raja, Energy and Priority Aware Scheduling Scheme for Wireless Sensor Networks, B. U. Journal of Information and Communication Technologies, No. 9, (2016), pp. 36-42
5 Z. Bashir, Gulistan Raja and M. Obaid Ullah, A Video Enhancement Algorithm for Low-Lighting Environment using FPGA Architecture, NED University Journal of Research, Vol. 8, (2016), pp. 81-89
6 Z. Shabbir, I. Arshad, Gulistan Raja and A. K. Khan, Content Based Image Retrieval using Improved Local Tetra Pattern and Neural Network, The Nuc. Journal, Vol. 53, (2016), pp. 225-232
7 A. Khan and Gulistan Raja, FPGA Implementation of HEVC Deblocking Filter for Fast Processing of Super High Resolution Applications, Turkish Journal of Electrical Engineering and Computer Sciences, Vol. 24, (2016), pp. 4661-4669
8 A. Ahmad, I. Arshad and Gulistan Raja, Partial Fingerprint Image Enhancement using Region Division Technique and Morphological Transform, The Nuc. Journal, Vol. 52, (2015), pp. 63-70
9 M. Muzammil, Gulistan Raja and I. Ali, FPGA Architecture of Diamond Search Motion Estimation Algorithm for Real-Time Video Applications, NED University Journal of Research, Vol. 7, (2015), pp. 93-100
10 A. Raza, M. H. Yousaf, H. A. Sial and Gulistan Raja, HMM based Scheme for Instructor Activity Recognition in Lecture Room Environment, The Smart Computing Review Journal, Vol. 5, (2015), pp. 578-590
11 R. Afzal, A. K. Khan and Gulistan Raja, Reduction of Color Images using Averaging Functions, Technical Journal, Vol. 19, (2014), pp. 23-28
12 T. Kausar and Gulistan Raja, Vehicle Load and Moving Similarity based AODV Routing Scheme for VANETs, Information Journal, Vol. 17, (2014), pp. 2813-2822
13 S. U. Rehman and Gulistan Raja, Performance Evaluation of HEVC High Efficiency Video Coding over Broadband Networks, International Journal of Computer Science Issues, Vol. 11, (2014), pp. 68-74
14 I. Arshad, Gulistan Raja and A. K. Khan, Latent Fingerprints Segmentation: Feasibility of using Clustering based Automation Approach, Arabian Journal of Science and Engineering, Vol. 39, (2014), pp. 7933-7944
15 Yaseer Arafat Durrani, T. Riesgo, Efficient Power Analysis Approach and its Application to System-on-Chip Design, Elsevier Journal of Microprocessors & Microsystems, Vol. 46, No. 15, (2016), pp. 11-20
16 Yaseer Arafat Durrani, T. Riesgo, Power Macro-Modelling Technique and its application toSoC-based Design, Wiley International Journal of Numerical Modeling, Vol. 29, No. 6, (2016), pp.
17 Yaseer Arafat Durrani, T. Riesgo, M. I. Khan, T. Mahmood, Power Analysis approach and its application to IP-based SoC design, International Journal of Computation and Mathematics in Electrical and Electronic Engineering, Vol. 35, (2016), pp. 1218-1236
18 S. H. Khan, A. N. Khan, Yaseer Arafat Durrani, Microstructural Evaluation of High-Strength Bainitic Steel, Journal of Materials Evaluation, Vol. 74, No. 11, (2016), pp.
19 Yaseer Arafat Durrani, Low-Power Integrated Circuit Design Approach, Technical Journal, Vol. 21, No. 1, (2016), pp. 32-42
20 Yaseer Arafat Durrani, A. Ahmad, Hybrid Power Analysis Approach for Electronic System Design, Technical Journal, Vol. 21, No. 2, (2016), pp. 45-52
21 M. M. Rauf, M. Shahid, Yaseer Arafat Durrani, A. N. Khan, A. Hussain, R. Akhter, Cladding of Ni-20Cr Coating by Optimizing the CO Laser Parameters, Springer Arabian Journal of Science & Engineering, Vol. 41, No. 6, (2015), pp. 2353-2362
22 I. N. Qureshi, M. Shahid, A. N. Khan, Yaseer Arafat Durrani, Evaluation of Titanium Nitride –Modified Bondcoat System Used in Thermal Barrier Coating in Corrosive Salts Environment at High Temperature, Springer Journal of Thermal Spray Technology, Vol. 24, No. 4, (2015), pp. 1520-1528
23 Yaseer Arafat Durrani, Linear Regression-Based Power Analysis for Digital Electronic Systems, Technical Journal, Vol. 20, No. 4, (2015), pp. 44-48
24 Yaseer Arafat Durrani, Teresa Riesgo, Power Estimation for Intellectual Property-Based Digital Systems at Architectural Level, Elsevier Journal of King Saud University-Computer and Information Sciences, Vol. 26, No. 3, (2014), pp. 287-295
25 Syed Azhar Ali Zaidi, A. Tuoheti, M. Martina and G. Masera, FPGA Accelerator of Algebraic Quasi Cyclic LDPC Codes for nand Flash Memories, in IEEE Design & Test, Vol. 33, No. 6, (2016), pp. 77-84
26 B. Hassan and Gulistan Raja, Fully Automated Assessment of Macular Edema using Optical Coherence Tomography (OCT) Images, International Conference on Intelligent Systems Engineering, Islamabad, (2016), pp. ,
27 Muhammad Atif Imtiaz and Gulistan Raja, Isolated Word Automatic Speech Recognition (ASR) System using MFCC, DTW and KNN, IEEE 2nd Asia Pacific Conference on Multimedia and Broadcasting, Indonesia, 17-19 Nov (2016), pp. ,
28 Usman Masud, F. Akram and M. I. Baig, Behavioural modeling of an optical chopper for Intra Cavity Absorption Spectroscopy, 2016 International Conference on Computing, Electronic and Electrical Engineering, Quetta, (2016), pp. 22-26,
29 S. S. H. Shah, M. N. Majoka and Gulistan Raja, Design and Implementation of 32-bit Vedic Multiplier on FPGA, Proceedings of 1st International Conference on Modern Communication and Computing Technologies, Nawabshah, 26-28 Feb (2014), pp. ,
30 I. Ali, Gulistan Raja, M. Muzammil and A. K. Khan, Adaptive Modified Hexagon Based Search Motion Estimation Algorithm, 4th International Conference on Consumer Electronics, Berlin, , 7-10 Sep (2014), pp. ,
31 I. Ali, Gulistan Raja and A. K. Khan, A 16-bit Architecture of Advanced Encryption Standard for Embedded Applications, 12th International Conference on Frontiers in Informaion Technology, , 17-19 Dec (2014), pp. 220-225,
32 A. S. Khattak, Gulistan Raja, Nadeem Anjum and M. Qasim, Integration of Mean-Shift and Particle Filter: A Survey, 12th International Conference on Frontiers in Informaion Technology, Islamabad, 17-19 Dec (2014), pp. ,
33 A. Zahir, Syed Azhar Ali Zaidi, A. Pulimeno, M. Graziano, D. Demarchi, G. Masera and G. Piccinini, Molecular transistor circuits: From device model to circuit simulation, In Nanoscale Architectures (NANOARCH), 2014 IEEE/ACM International Symposium, Paris, (2014), pp. 129-137,
34 Muhammad Imran Khan and Fujiang Lin, Impact of transistor model accuracy on the harmonic spectra emitted by logic circuits, 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), (2014), pp.
35 Muhammad Imran Khan and Fujiang Lin, Comparative Analysis and Design of Harmonic Aware Low Power Latches and Flip-Flops, ”, IEEE 10th International Conference on Electron Devices and Solid-State Circuits (EDSSC), Chengdu China, (2014), pp. ,
36 Muhammad Imran Khan, Abdul Rehman Buzdar and Fujiang Lin, Ballistic Transport Modeling in Advanced Transistors, 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), China, (2014), pp. ,
37 Muhammad Imran Khan, Abdul Rehman Buzdar, Fujiang Lin, Self-Heating and Reliability Issues in FinFET and 3D ICs, 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), China, (2014), pp. ,
38 S.S. Hussain, M. N. Majoka, H.S. Zad, M Atif Imtiaz, A. Zohaib and M. A., Low Power Full Adder Using GDI Cells, 3rd International Conference on Engineering & Emerging Technologies (ICEET), Lahore, (2016), pp. 7-8,
39 G.Xiao, W.Ahmad, Syed Azhar Ali Zaidi, M. Ruo Roch, G. Causapruno, High Speed VLSI Architecture for Finding the First W Maximum/minimum Values, Electronics Pervading Industry, Environment & Society (APPLEPIES), , May (2014), pp. ,
40 F. Khalil, C.Barrios-Hernandez, Aamir.Rashid, H.Aubert et al, Parallelization of the Scale Changing Technique in Grid Computing environment for the Electromagnetic Simulation of Multi-scale Structures, Electronic Networks, Devices and Fields, Vol. 24, (2011), pp. 58-77
41 Aamir.Rashid, H.Aubert, N.Raveu, H.Legay, Modeling of Infinite Passive Planar Structures using Scale-Changing Technique, IEEE Antennas and Wireless Propagation Society International Symposium (APS 2008), , july 5-11 (2008), pp. ,
42 Aamir.Rashid,, Electromagnetic Modeling of Planar Array Structures: using Scale Changing Technique (SCT), LAP LAMBERT Academic Publishing, Germany, July (2011), pp. ,
43 Aamir.Rashid, H,Aubert, H,legay, Modeling of finite and non-uniform patch arrays using scale-changing technique, IEEE Antennas and Wireless Propagation Society International Symposium (APS 2009), USA, (2009), pp. ,
44 F. Khalil, Aamir.Rashid, H.Aubert, F.Coccetti, R.Plana, C.Barrios-Hernandez, Application of Scale Changing Technique - Grid Computing to the Electromagnetic Simulation of Reflectarrays, IEEE Antennas and Wireless Propagation Society International Symposium (APS 2009), USA, (2009), pp. ,
45 E.B.Tchikaya, Aamir.Rashid, F.Khalil, H.Aubert, H.Legay, N.Fonseca, Multi-scale Approach for the Electromagnetic modeling of metallic FSS Grids of Finite Thickness with Non-uniform Cells, Asia Pacific Microwave Conference (APMC), Singapore, 7-10 December (2009), pp. ,
46 E.B.Tchikaya, Aamir.Rashid, F.Khalil, H.Aubert, Maxime Romier, N.Fonseca, Full Wave Analysis of Large Non-Uniform Metallic Grid FSS Under Oblique Incidence Using Scale Changing Technique, Asia Pacific Microwave Conference (APMC, Japan, 7-10 December (2010), pp. ,
47 F.A.Tahir, Aamir. Rashid, E. B. Tchikaya, and H.Aubert, Full Wave Analysis of Planar Structures using Scale Changing Technique under Feed Horn Excitation, IEEE Antennas and Propagation Conference (LAPC), UK, 8-9 November (2010), pp. 445-448,
48 Aamir. Rashid, F.A. Tahir, Modelling Electromagnetic Scattering from Large Non-Uniform Planar Arrays, Proceedings of the 2014 IEEE International Symposium on Antennas and Propagation and USNC-URSI Radio Science Meeting, USA, July (2014), pp. ,
49 M. K. Arshad, F.A. Tahir, Aamir. Rashid, Design of a Single Layer Reflectarray Unit Cells Based on Hexagonal Ring for Wideband Operation, Proceedings of the 2014 IEEE International Symposium on Antennas and Propagation and USNC-URSI Radio Science Meeting, USA, July (2014), pp. ,
50 Aamir.Rashid, H,Aubert, H,legay, Scale-Changing Technique for the numerical modeling of large finite non-uniform array structures, Progress In Electromagnetics Research Symposium (PIERS), Russia, 18-21 August (2009), pp. ,
51 E.B.Tchikaya, Aamir.Rashid, H.Aubert, H.Legay,N.Fonseca, Electromagnetic Modeling of Finite Metallic Grid FSS Structures using Scale Changing Technique, Progress In Electromagnetics Research Symposium (PIERS), China, 22-26 March (2010), pp. ,
52 Aamir.Rashid, H.Aubert,, Modeling of Electromagnetic Coupling in Finite Arrays Using Scale-changing Technique, Progress In Electromagnetics Research Symposium (PIERS), USA, 5-8 July (2010), pp. ,
53 Aamir.Rashid, Computation of the Scattering Patterns of Microstrip Arrays Using Scale-changingTechnique., Progress in Electromagnetic Research Symposium (PIERS 2013), Sweden, 12-15 August (2013), pp. ,
54 Nadeem Anjum, Andrea Cavallaro, Multi-feature object trajectory clustering for video analysis, IEEE Trans. on Circuits and Systems for Video Technology, Vol. 18, No. 11, (2008), pp. 1555-1564
55 Nadeem Anjum, Localization in Distributed Networks Using Trajectory Estimation, Journal of Electrical and Computer Engineering, Vol. 2011, (2011), pp.
56 Muhammad Javed Mirza, Nadeem Anjum, Association of moving objects across visual sensor networks, Journal of multimedia, (2012), pp. 2-8
57 Nadeem anjum, Andrea cavallaro, Automated localization of a camera network, IEEE Intelligent Systems, Vol. 27, No. 5, (2012), pp. 10-18
58 Salman Ijaz, Ahsan Ali, Mohammad A. Choudhry, A Comprehensive Review of Various Control Strategies Applied to Electro-Hydraulic Servo Mechanism, Chinese Journal of Control, (2014), pp.
59 H. S. Abbas, A. Ali, M. Hashemi, H. Werner, LPV State-Feedback Control of a Control Moment Gyroscope, Control Engineering Practice, Vol. 24, (2014), pp. 129-137
60 Yaseer A. Durrani, Teresa Riesgo, High-Level Power Analysis for Intellectual Property-Based Digital Systems, Springer Journal of Circuits, Systems & Signal Processing, Vol. 33, No. 6, (2014), pp. 1035-1051
61 Yaseer A. Durrani, Teresa Riesgo, High-Level Power Analysis for IP-Based Digital Systems, American Scientific Publisher, Journal of Low Power Electronics, Vol. 9, No. 4, (2013), pp. 435-444
62 Yaseer A. Durrani, Accurate Power Analysis for Conventional MOS Transistors Using 0.12um Technology, Journal of the Nucleus, Vol. 50, No. 4, (2013), pp. 341-350
63 Yaseer A. Durrani, Teresa Riesgo, Power Estimation for Intellectual Property-Based Digital Systems at Architectural Level, Elsevier Journal of King Saud University-Computer and Information Sciences, (2014), pp.
64 Yaseer A. Durrani, Power Analysis for Deep Submicrometer Conventional MOS Transistors, Qassim University Journal of Engineering & Computer Sciences, (2013), pp.
65 Yaseer A. Durrani, Teresa Riesgo, Power Estimation Technique for DSP Architecture, Elsevier Journal of Digital Signal Processing, Vol. 19, No. 2, (2009), pp. 213-219
66 Yaseer A. Durrani, Teresa Riesgo, Architectural Power Analysis for Intellectual Property-Based Digital System, American Scientific Publisher, Journal of Low Power Electronics, Vol. 3, No. 3, (2007), pp. 271-279
67 Yaseer A. Durrani, LUT-based power macromodelling technique for digital systems, University of the Punjab Journal of Scientific Research, No. 1, (2010), pp. 45-56
68 Yaseer A. Durrani, Efficient Power Optimization Technique for Array Multipliers, University of the Punjab, Journal of Faculty of Engineering & Technology, Vol. 16, No. 1, (2010), pp. 40-46
69 Shahzad Naseem, Saira Riaz, Muhammad Azam, Syed S. Ali, Yaseer A. Durrani, Power Macro Modeling for CMOS Inverter of 0.12 um Technology, for International Conference on Advanced Computer Science and Electronics Information, China, July 2013 (2013), pp. 509-513,
70 Yaseer A. Durrani, Power Estimation Technique for Deep Submicrometer Conventional MOS Transistors, IEEE International Conference on Intelligent Engineering Systems, Poprad, Slovakia, June 2011 (2011), pp. 1145-1148, IEEE
71 Yaseer A. Durrani, Efficient power macromodeling technique for Conventional MOS Transistors, International Conference on Electrical Engineering & Informatics, Bundang, Indonesia, June 2011 (2011), pp. 115-118, IEEE
72 Yaseer A. Durrani, A. Abril, T. Riesgo, Efficient power macromodeling technique for IP-based digital system, IEEE International Symposium on Circuits & Systems, New Orleans, USA, May, 2007 (2007), pp. 1145-1148, IEEE
73 Yaseer A. Durrani, Architectural Power Macromodeling Technique for DSP Architectures, IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Cairo, Egypt, April, 2009 (2009), pp. , IEEE
74 Yaseer A. Durrani, Accurate power estimation technique for DSP Architectures, IEEE International Symposium on Industrial Electronics, Seoul, Korea, July 2009 (2009), pp. , IEEE
75 Yaseer A. Durrani, Efficient Power Optimization Technique for Array Multipliers, 3rd Symposium on Engineering Sciences, Lahore, Pakistan, March, 2010 (2010), pp. 207-213, University of the Punjab
76 S. Shahbaz, Yaseer A. Durrani, Power Macromodelling for SRAM Cell Using 0.12um Technology, 3rd Symposium on Engineering Sciences, Lahore, Pakistan, March, 2010 (2010), pp. 195-200, University of the Punjab
77 B. Arif, Yaseer A. Durrani, Power Macromodelling for DRAM Cell Using 0.12um Technology, 3rd Symposium on Engineering Sciences, Lahore, Pakistan, March, 2010 (2010), pp. 215-217, University of the Punjab
78 Yaseer A. Durrani, T. Riesgo, Statistical power estimation for IP-based design, IEEE Conference on Industrial Electronics Society, Paris, France, Nov., 2006 (2006), pp. 4935-4939, IEEE
79 Yaseer A. Durrani, T. Riesgo, LUT-Based Power Macromodeling Technique for DSP Architectures, IEEE International Conference on Electronics, Circuits and Systems, Morocco, Dec. 2007 (2007), pp. , IEEE
80 Yaseer A. Durrani, T. Riesgo, Power macromodeling for IP modules, IEEE Intern. Conference on Electronics, Circuits & Systems,, Nice, France, Dec. 2006 (2006), pp. 1172-1175, IEEE
81 Yaseer A. Durrani, A. Abril, T. Riesgo, High-level power estimation for digital system, SPIE European Symposium on Microtechnologies for the New Millennium, Gran Canaria, Spain, May, 2007 (2007), pp. , SPIE
82 Yaseer A. Durrani, T. Riesgo, Power estimation for IP-based modules, International Symposium on System-on-Chip, Tampere, Finland, Nov. 2006 (2006), pp. 95-98, IEEE
83 Yaseer A. Durrani, T. Riesgo, Statistical power estimation for register transfer level, International Conference on Mixed Design of Integrated Circuits and Systems, Gdynia, Poland, June 2006 (2006), pp. 522-527, IEEE
84 Yaseer A. Durrani, T. Riesgo, Power macromodeling for high level power estimation, International Workshop on Reconfigurable Communication-Centric System-on-Chip, Montpellier, France, July 2006 (2006), pp. 232-236,
85 Yaseer A. Durrani, T. Riesgo, Power estimation for register transfer level by genetic algorithm, International Conference on Informatics in Control Automation and Robotics, Setubal, Portugal, Aug. 2006 (2006), pp. 527-530,
86 Yaseer A. Durrani, T. Riesgo, High level statistical power estimation, International Workshop on Symbolic Method and Applications to Circuit Design, Firenze, Italy, Oct. 2006 (2006), pp. ,
87 Yaseer A. Durrani, T. Riesgo, A. Abril, Power macromodeling technique for IP-based system, International Conference on Design of Circuits and Integrated Systems, Barcelona, Spain, Nov. 2006 (2006), pp. ,
88 Yaseer A. Durrani, T. Riesgo, Power Macro-Modelling Technique and its application to SoC-based Design, Wiley International Journal of Numerical Modeling, Electronic Networks, Devices & Fields, (2016), pp.
89 Yaseer A. Durrani, T. Riesgo, Efficient Power Analysis Approach and its Application to System-on-Chip Design, Elsevier Journal of Microprocessors & Microsystems, Vol. 41, No. 45, (2016), pp.
90 Yaseer A. Durrani, T. Riesgo, M. I. Khan, T. Mahmood, Power Analysis approach and its application to IP-based SoC design, International Journal of Computation and Mathematics in Electrical and Electronic Engineering, Vol. 35, No. 3, (2016), pp. 1218-1236
91 A. N. Khan, S. H. Khan, Yaseer A. Durrani, Microstructural Evaluation of High-Strength Bainitic Steel, Journal of Materials Evaluation, Vol. 74, No. 11, (2016), pp.
92 K. Mahmood, A. Rafique, Yaseer A. Durrani, Effect of Isothermal Treatment on Ni3Al Coatings Deposited by Air Plasma Spraying System, Journal Archives of Metallurgy and Materials, (2017), pp.
93 M. M. Rauf, M. Shahid, Yaseer A. Durrani, A. N. Khan, A. Hussain, R. Akhter, Cladding of Ni-20Cr Coating by Optimizing the CO2 Laser Parameters, Springer Arabian Journal of Science & Engineering, Vol. 41, No. 6, (2016), pp. 2353-2362
94 I. N. Qureshi, M. Shahid, A. N. Khan, Yaseer A. Durrani, Evaluation of Titanium Nitride –Modified Bondcoat System Used in Thermal Barrier Coating in Corrosive Salts Environment at High Temperature, Springer Journal of Thermal Spray Technology, Vol. 24, No. 8, (2015), pp. 1520-1528
95 Yaseer A. Durrani, Low-Power Integrated Circuit Design Approach, Technical Journal,, Vol. 21, No. 1, (2016), pp. 32-42
96 Yaseer A. Durrani, Design of Fourth Order Active Band-pass Filter with Sallen & Key Topology, Technical Journal, Vol. 21, No. 3, (2016), pp. 51-56
97 Yaseer A. Durrani, A. Ahmad, Hybrid Power Analysis Approach for Electronic System Design, Technical Journal, Vol. 21, No. 2, (2016), pp.
98 Yaseer A. Durrani, Linear Regression-Based Power Analysis for Digital Electronic Systems, Technical Journal, Vol. 20, No. 4, (2015), pp.
99 Yaseer A. Durrani, High Level Power Optimization for Array Multipliers, The Nucleus, Vol. 50, No. 4, (2013), pp. 351-358
100 Yaseer A. Durrani, T. Riesgo, Power modeling for High Performance network-on-chip architectures, Elsevier Journal of Microprocessors & Microsystems, Vol. 50, (2017), pp.
101 Yaseer A. Durrani, Fundamentals of Low-Noise in Analog Circuits, Technical Journal, Vol. 22, (2017), pp.
102 Yaseer A. Durrani, Design of High Performance IIR filter Using Vedic Multiplier Method, Technical Journal, Vol. 21, No. 4, (2016), pp. 46-51

To access members area, please Login or Register

Navigation